Job Description

Our team is performing design and verification for system IP (CPG, SYSC) as the below steps:

 

  • Make DRBFM, target specification, implementation specification.
  • Create clock/reset structure for whole SoC
  • Generate/coding full or a part of IP.
  • Perform UT and CT verification.
  • Perform synthesis and checkers (HLDRC, DFTcheck, STAcheck).
  • Perform test point insertion, Meta-FF and TMR.
  • Generate UPF for verification, implementation and physical

Job Requirement

  • Good knowledge about verification (UT, CT).
  • Familiar with simulator/debuger VCS/Verdi/XLM/Indago
  • Familiar with DC/FC
  • Basic knowledge about Formal verification.
  • Basic knowledge about SVA.
  • Basic knowledge about TCL.
  • Have knowledge about Verilog and UPF.
  • Have knowledge about Clock/Reset/Power at System level.
  • Knowledge about SystemVerilog and UVM is a plus.
  • Knowledge about Python is a plus

HR1TECH

  • Company size:
    100 - 499
  • Your address:
    Hồ Chí Minh
  • Website:
    https://hr1tech.com/

Chuyên cung cấp các giải pháp về tuyển dụng nhân sự.

HR1TECH

Negotiable salary

Hà Nội

16/05/2024

HR1TECH

to 60 Million VNĐ

Hồ Chí Minh, Hà Nội

08/05/2024

HR1TECH

65 - 75 Million VNĐ

Hồ Chí Minh

26/04/2024

HR1TECH

65 - 75 Million VNĐ

Hồ Chí Minh

26/04/2024

HR1TECH

Negotiable salary

Hà Nội

25/04/2024

HR1TECH

70 - 75 Million VNĐ

Hồ Chí Minh

24/04/2024

HR1TECH

to 30 Million VNĐ

Hồ Chí Minh

23/04/2024

HR1TECH

to 100 Million VNĐ

Hồ Chí Minh

23/04/2024

HR1TECH

to 2500 USD

Hồ Chí Minh

02/04/2024

HR1TECH

50 - 55 Million VNĐ

Hồ Chí Minh

02/04/2024

HR1TECH

3000 - 3500 USD

Hồ Chí Minh

01/04/2024

HR1TECH

3000 - 3500 USD

Hồ Chí Minh

01/04/2024

HR1TECH

Negotiable salary

Hồ Chí Minh

01/04/2024

HR1TECH

3000 - 3500 USD

Hồ Chí Minh

01/04/2024

HR1TECH

Negotiable salary

Hà Nội

26/03/2024

HR1TECH

Negotiable salary

Hà Nội

26/03/2024